发表论文
[1] Transactions on Computers. 2023, 第 5 作者[2] 马晓晗, 佀畅, 王颖, 刘成, 张磊. NASA: Accelerating Neural Network Design with a NAS Processor. International Symposium on Computer Architecture (ISCA)[J]. 2021, 第 5 作者[3] Xu, Dawen, Liu, Cheng, Wang, Ying, Tu, Kaijie, He, Bingsheng, Zhang, Lei. Accelerating Generative Neural Networks on Unmodified Deep Learning Processors-A Software Approach. IEEE TRANSACTIONS ON COMPUTERS[J]. 2020, 第 6 作者69(8): 1172-1184, http://dx.doi.org/10.1109/TC.2020.3001033.[4] Chao, Lu, Peng, Xiaohui, Xu, Zhiwei, Zhang, Lei. Ecosystem of Things: Hardware, Software, and Architecture. PROCEEDINGS OF THE IEEE[J]. 2019, 第 4 作者107(8): 1563-1583, http://dx.doi.org/10.1109/JPROC.2019.2925526.[5] Xu Zhiwei, Peng Xiaohui, Zhang Lei, Li Dong, Sun Ninghui. The Φ-stack for smart web of things. Proceedings of the Workshop on Smart Internet of Things[J]. 2017, 第 3 作者[6] Zhang Lei. Economizing TSV Resources in 3D Network-on-Chip Design. IEEE Transactions on Very Large Scale Integration (VLSI) Systems. 2016, 第 1 作者[7] Wang, Ying, Zhang, Lei, Han, YinHe, Li, HuaWei, Li, Xiaowei. Data Remapping for Static NUCA in Degradable Chip Multiprocessors. IEEE TRANSACTIONS ON VERY LARGE SCALE INTEGRATION (VLSI) SYSTEMS[J]. 2015, 第 2 作者23(5): 879-892, https://www.webofscience.com/wos/woscc/full-record/WOS:000355212000008.[8] Li Xiaowei. Thermal-Constrained Scheduling for Interconnect Energy Reduction in 3D Homogeneous MPSoCs. IEEE Transactions on Very Large Scale Integration (VLSI) Systems. 2013, [9] Cheng, YuanQing, Zhang, Lei, Han, YinHe, Li, XiaoWei. TSV Minimization for Circuit - Partitioned 3D SoC Test Wrapper Design. JOURNAL OF COMPUTER SCIENCE AND TECHNOLOGY[J]. 2013, 第 2 作者28(1): 119-128, http://sciencechina.cn/gw.jsp?action=detail.jsp&internal_id=4724389&detailType=1.[10] Dong Jianbo, Zhang Lei, Han Yinhe, Wang Ying, Li Xiaowei, ACM, IEEE, EDAC. Wear Rate Leveling: Lifetime Enhancement of PRAM with Endurance Variation. PROCEEDINGS OF THE 48TH ACM/EDAC/IEEE DESIGN AUTOMATION CONFERENCE (DAC). 2011, 第 2 作者972-977, [11] Dong, Jianbo, Zhang, Lei, Han, Yinhe, Yan, Guihai, Li, Xiaowei. Performance-asymmetry-aware scheduling for Chip Multiprocessors with static core coupling. JOURNAL OF SYSTEMS ARCHITECTURE[J]. 2010, 第 2 作者56(10): 534-542, http://www.corc.org.cn/handle/1471x/2411690.[12] Zhang, Lei, Yu, Yue, Dong, Jianbo, Han, Yinhe, Ren, Shangping, Li, Xiaowei, IEEE. Performance-Asymmetry-Aware Topology Virtualization for Defect-tolerant NoC-based Many-core Processors. 2010 DESIGN, AUTOMATION & TEST IN EUROPE (DATE 2010). 2010, 第 1 作者 通讯作者 1566-1571, https://webofscience.clarivate.cn/wos/woscc/full-record/WOS:000397468600301.[13] Zhang, Lei, Han, Yinhe, Xu, Qiang, Li, Xiao wei, Li, Huawei. On Topology Reconfiguration for Defect-Tolerant NoC-Based Homogeneous Manycore Systems. IEEE TRANSACTIONS ON VERY LARGE SCALE INTEGRATION (VLSI) SYSTEMS[J]. 2009, 第 1 作者 通讯作者 17(9): 1173-1186, https://www.webofscience.com/wos/woscc/full-record/WOS:000269155400001.[14] Zhang Lei. A Fault Tolerance Mechanism in Chip Many-core Processors. Tsinghua Science and Technology. 2007, 第 1 作者
