发表论文
[1] Xu, Haoqing, Yao, Jiaxin, Yang, Zhizhen, Cao, Lei, Zhang, Qingzhu, Li, Yongliang, Du, Anyan, Yin, Huaxiang, Wu, Zhenhua. Physical Insights of Si-Core-SiGe-Shell Gate-All-Around Nanosheet pFET for 3 nm Technology Node. IEEE TRANSACTIONS ON ELECTRON DEVICES. 2023, http://dx.doi.org/10.1109/TED.2023.3268156.[2] Peng Sun, Gaobo Xu, Jianyu Fu, Mingzheng Ding, Yinan Yan, Huaxiang Yin. Ultra-high voltage silicon pixel sensor with less soft-breakdown for X-ray free electron laser. NUCLEAR INST. AND METHODS IN PHYSICS RESEARCH, A. 2023, 1053: http://dx.doi.org/10.1016/j.nima.2023.168388.[3] Huo, Jiali, Zhang, Zhaohao, Zhang, Yadong, Zhang, Fan, Yan, Gangping, Tian, Guoliang, Xu, Haoqing, Zhan, Guohui, Xu, Gaobo, Zhang, Qingzhu, Yin, Huaxiang, Wu, Zhenhua. Stacked HZO/alpha-In2Se3 Ferroelectric Dielectric/Semiconductor FET With Ultrahigh Speed and Large Memory Window. IEEE TRANSACTIONS ON ELECTRON DEVICES. 2023, http://dx.doi.org/10.1109/TED.2023.3269403.[4] 韩燕楚, 张青竹, 吴次南, 李俊杰, 张兆浩, 田佳佳, 殷华湘. 面向GAA器件的自对准侧墙转移技术. 微纳电子技术. 2023, 60(5): 793-802, http://lib.cqvip.com/Qikan/Article/Detail?id=7109913761.[5] 曹磊, 张青竹, 姚佳欣, 李俊杰, 刘艳, 罗彦娜, 孔真真, 周娜, 高建峰, 卢一泓, 贺晓彬, 韩江浩, 吴振华, 李俊峰, 罗军, 殷华湘. Investigation of Fabricated CMOS FishboneFETs and TreeFETs With Strained SiGe Nano-Fins on Bulk-Si Substrate. Ieee Electron Device Letters[J]. 2023, 44(9): 1396-1399, [6] 张兆浩, 田国良, 霍嘉丽, 章帆, 张青竹, 许高博, 吴振华, 成岩, 刘艳, 殷华湘. Recent progress of hafnium oxide-based ferroelectric devices for advanced circuit applications. 中国科学 信息科学(英文版)[J]. 2023, 66(9): 200405-, [7] Tian, Guoliang, Chen, Jia, Yan, Gangping, Li, Lianlian, Song, Zhiyu, Yang, Shangbo, Zhang, Zhaohao, Xu, Gaobo, Yin, Huaxiang, Yang, Shuai, Luo, Yanna, Bi, Jinshun, Wu, Zhenhua, Wang, Guilei, Zhao, Chao, Luo, Jun, Wang, Wenwu. Highly Reliable Logic-in-Memory by Bidirectional Built-in Electric- Field-Modulated Multistate IGZO/AFE Nonvolatile Memory. ACS APPLIED ELECTRONIC MATERIALS. 2023, http://dx.doi.org/10.1021/acsaelm.2c01542.[8] Zhang, Zhaohao, Mao, Shujuan, Xu, Gaobo, Zhang, Qingzhu, Wu, Zhenhua, Yin, Huaxiang, Ye, Tianchun. An Ultra-Dense One-Transistor Ternary-Content-Addressable Memory Array Based on Non-Volatile and Ambipolar Fin Field-Effect Transistors. IEEE TRANSACTIONS ON ELECTRON DEVICES[J]. 2023, 70(3): 1029-1033, http://dx.doi.org/10.1109/TED.2023.3239330.[9] Zhang, Zhaohao, Zhang, Fan, Zhang, Yadong, Xu, Gaobo, Wu, Zhenhua, Zhang, Qingzhu, Li, Yongliang, Yin, Huaxiang, Luo, Jun, Wang, Wenwu, Ye, Tianchun. Ultradense One-Memristor Ternary-Content-Addressable Memory Based on Ferroelectric Diodes. IEEE ELECTRON DEVICE LETTERS[J]. 2023, 44(1): 64-67, http://dx.doi.org/10.1109/LED.2022.3223335.[10] Cao, Lei, Zhang, Qingzhu, Luo, Yanna, Gu, Jie, Gan, Weizhuo, Lu, Peng, Yao, Jiaxin, Xu, Haoqing, Zhao, Peng, Luo, Kun, Wu, Yongqin, Bu, Weihai, Wu, Zhenhua, Yin, Huaxiang. Novel Channel-First Fishbone FETs With Symmetrical Threshold Voltages and Balanced Driving Currents Using Single Work Function Metal Process. IEEE TRANSACTIONS ON ELECTRON DEVICES[J]. 2022, 69(11): 5971-5977, http://dx.doi.org/10.1109/TED.2022.3206179.[11] Zhao, Mei, Jia, Xuewei, Wu, Kewei, Yang, Tao, Li, Mengzhao, Fan, Yunyun, Yan, Gangping, Wang, Wei, Li, Mengran, Xu, Gaobo, Ding, Mingzheng, Yin, Huaxiang, Luo, Jun, Li, Junfeng, Shi, Xin, Liang, Zhijun, da Costa, Joao Guimaraes. Low Gain Avalanche Detectors with good time resolution developed by IHEP and IME for ATLAS HGTD project. NUCLEAR INSTRUMENTS & METHODS IN PHYSICS RESEARCH SECTION A-ACCELERATORS SPECTROMETERS DETECTORS AND ASSOCIATED EQUIPMENT[J]. 2022, 1033: http://dx.doi.org/10.1016/j.nima.2022.166604.[12] Luo, Yanna, Cao, Lei, Zhang, Qingzhu, Cao, Yu, Zhang, Zhaohao, Yao, Jiaxin, Yan, Gangping, Zhang, Xuexiang, Gan, Weizhuo, Huo, Jiali, Xu, Haoqing, Tian, Guoliang, Bu, Weihai, Wu, Yongqin, Wu, Zhenhua, Yin, Huaxiang. Layout Optimization of Complementary FET 6T-SRAM Cell Based on a Universal Methodology Using Sensitivity With Respect to Parasitic R -and C-Values. IEEE TRANSACTIONS ON ELECTRON DEVICES[J]. 2022, 69(11): 6095-6101, [13] Zhang, Zhaohao, Gan, Weizhuo, Li, Junjie, Kong, Zhenzhen, Han, Yanchu, Liu, Yang, Wang, Guilei, Wu, Zhenhua, Yu, Jiahan, Zhang, Qingzhu, Xu, Gaobo, Zhang, Yongkui, Xiang, Jinjuan, Yin, Huaxiang, Luo, Jun, Wang, Wenwu. Scallop-shaped p-type FinFETs with improved short-channel effects immunity and driving current. MATERIALSSCIENCEINSEMICONDUCTORPROCESSING[J]. 2022, 140: http://dx.doi.org/10.1016/j.mssp.2021.106337.[14] Cheng, Xiaohong, Li, Yongliang, Zhao, Fei, Chen, Anlan, Liu, Haoyan, Li, Chun, Zhang, Qingzhu, Yin, Huaxiang, Luo, Jun, Wang, Wenwu. 4-Levels Vertically Stacked SiGe Channel Nanowires Gate-All-Around Transistor with Novel Channel Releasing and Source and Drain Silicide Process. NANOMATERIALS[J]. 2022, 12(5): http://dx.doi.org/10.3390/nano12050889.[15] Zhang, Fan, Luo, ZhengDong, Yang, Qiyu, Zhou, Jiuren, Wang, Jin, Zhang, Zhaohao, Fan, Qikui, Peng, Yue, Wu, Zhenhua, Liu, Fei, Chen, Shiyou, He, Dongsheng, Yin, Huaxiang, Han, Genquan, Liu, Yan, Hao, Yue. Evolution of the Interfacial Layer and Its Impact on Electric-Field-Cycling Behaviors in Ferroelectric Hf1-xZrxO2. ACS APPLIED MATERIALS & INTERFACES[J]. 2022, 14(8): 11028-11037, http://dx.doi.org/10.1021/acsami.1c22426.[16] Shujuan Mao, Jianfeng Gao, Xiaobing He, Weibing Liu, Na Zhou, Yanna Luo, Lei Cao, Yanpeng Hu, Yongkui Zhang, Jinbiao Liu, Guilei Wang, Tingting Li, Zhenhua Wu, Yongliang Li, Junfeng Li, Jun Luo, Chao Zhao, Wenwu Wang, Huaxiang Yin. Low-temperature (≤550°C) p-channel Schottky barrier SOI FinFETs for monolithic 3D integration. MICROELECTRONIC ENGINEERING[J]. 2022, 260: [17] Mao, Shujuan, Liu, Jinbiao, Wang, Yao, Liu, Weibin, Yao, Jiaxin, Hu, Yanpeng, Cui, Hengwei, Kong, Zhenzhen, Zhang, Ran, Liu, Haochen, Wang, Zhenxing, Li, Tingting, Zhou, Na, Zhang, Yongkui, Gao, Jianfeng, Wu, Zhenhua, Li, Yongliang, Li, Junfeng, Luo, Jun, Wang, Wenwu, Yin, Huaxiang. Ultralow Contact Resistivity on Ga-Doped Ge with Contact Co-Implantation of Ge and B. ECS JOURNAL OF SOLID STATE SCIENCE AND TECHNOLOGY[J]. 2022, 11(5): http://dx.doi.org/10.1149/2162-8777/ac697a.[18] Xu, Haoqing, Gan, Weizhuo, Cao, Lei, Yang, Cheng, Wu, Jiahao, Zhou, Mi, Qu, Hengze, Zhang, Shengli, Yin, Huaxiang, Wu, Zhenhua. A Machine Learning Approach for Optimization of Channel Geometry and Source/Drain Doping Profile of Stacked Nanosheet Transistors. IEEE TRANSACTIONS ON ELECTRON DEVICES[J]. 2022, 69(7): 3568-3574, http://dx.doi.org/10.1109/TED.2022.3175708.[19] Mao, Shujuan, Gao, Jianfeng, He, Xiaobin, Liu, Weibing, Liu, Jinbiao, Wang, Guilei, Zhou, Na, Luo, Yanna, Cao, Lei, Zhang, Ran, Liu, Haochen, Li, Xun, Li, Yongliang, Wu, Zhenhua, Li, Junfeng, Luo, Jun, Zhao, Chao, Wang, Wenwu, Yin, Huaxiang. Low-Temperature (<= 500 degrees C) Complementary Schottky Source/Drain FinFETs for 3D Sequential Integration. NANOMATERIALS[J]. 2022, 12(7): http://dx.doi.org/10.3390/nano12071218.[20] Xu, RenRen, Zhang, QingZhu, Zhou, LongDa, Yang, Hong, Gai, TianYang, Yin, HuaXiang, Wang, WenWu. Dependence of short channel length on negative/positive bias temperature instability (NBTI/PBTI) for 3D FinFET devices. CHINESE PHYSICS B[J]. 2022, 31(1): 529-534, http://dx.doi.org/10.1088/1674-1056/ac1410.[21] Zhu, Xiaohui, Gu, Jie, Yin, Huaxiang, Wu, Zhenhua. Simulation of silicon quantum dots with diamond-channel by simplified ME model. RESULTS IN PHYSICS[J]. 2022, 38: https://doaj.org/article/411f178d8f264269b7563b7d061a2e51.[22] Shujuan Mao, Jianfeng Gao, Xiaobin He, Weibing Liu, Jinbiao Liu, Guilei Wang, Na Zhou, Yanna Luo, Lei Cao, Ran Zhang, Haochen Liu, Xun Li, Yongliang Li, Zhenhua Wu, Junfeng Li, Jun Luo, Chao Zhao, Wenwu Wang, Huaxiang Yin. Low-Temperature (≤500 °C) Complementary Schottky Source/Drain FinFETs for 3D Sequential Integration. NANOMATERIALS[J]. 2022, 12: https://doaj.org/article/718ad3c0a2d44cbcb194c795c597a267.[23] Gu, Jie, Zhang, Qingzhu, Wu, Zhenhua, Luo, Yanna, Cao, Lei, Cai, Yuwei, Yao, Jiaxin, Zhang, Zhaohao, Xu, Gaobo, Yin, Huaxiang, Luo, Jun, Wang, Wenwu. Narrow Sub-Fin Technique for Suppressing Parasitic-Channel Effect in Stacked Nanosheet Transistors. IEEE JOURNAL OF THE ELECTRON DEVICES SOCIETY[J]. 2022, 10: 35-39, http://dx.doi.org/10.1109/JEDS.2021.3130123.[24] Tian, Guoliang, Xu, Gaobo, Yin, Huaxiang, Yan, Gangping, Zhang, Zhaohao, Li, Lianlian, Sun, Xiaoting, Chen, Jia, Zhang, Yadong, Bi, Jinshun, Xiang, Jinjuan, Liu, Jinbiao, Wu, Zhenhua, Luo, Jun, Wang, Wenwu. Improved Ferroelectricity and Endurance of Hf0.5Zr0.5O2 Thin Films in Low Thermal Budget with Novel Bottom Electrode Doping Technology. ADVANCED MATERIALS INTERFACES[J]. 2022, 9(24): [25] Luo, Yanna, Zhang, Qingzhu, Cao, Lei, Gan, Weizhuo, Xu, Haoqing, Cao, Yu, Gu, Jie, Xu, Renren, Yan, Gangping, Huo, Jiali, Wu, Zhenhua, Yin, Huaxiang. Investigation of Novel Hybrid Channel Complementary FET Scaling Beyond 3-nm Node From Device to Circuit. IEEE TRANSACTIONS ON ELECTRON DEVICES[J]. 2022, 69(7): 3581-3588, http://dx.doi.org/10.1109/TED.2022.3176843.[26] Zhang, Zhaohao, Luo, Yanna, Cui, Yan, Yang, Hong, Zhang, Qingzhu, Xu, Gaobo, Wu, Zhenhua, Xiang, Jinjuan, Liu, Qianqian, Yin, Huaxiang, Mao, Shujuan, Wang, Xiaolei, Li, Junjie, Zhang, Yongkui, Luo, Qing, 高建峰, Xiong, Wenjuan, Liu, Jinbiao, Li, Yongliang, Li, Junfeng, Luo, Jun, Wang, Wenwu. A Polarization-Switching, Charge-Trapping, Modulated Arithmetic Logic Unit for In-Memory Computing Based on Ferroelectric Fin Field-Effect Transistors. ACS APPLIED MATERIALS & INTERFACES[J]. 2022, 14(5): 6967-6976, http://dx.doi.org/10.1021/acsami.1c20189.[27] Zhang, Dan, Su, Xiaojing, Chang, Hao, Xu, Hao, Wang, Xiaolei, He, Xiaobin, Li, Junjie, Zhao, Fei, Yao, Qide, Luo, Yanna, Ma, Xueli, Yang, Hong, Li, Yongliang, Wu, Zhenhua, Su, Yajuan, Yang, Tao, Wei, Yayi, Du, Anyan, Zhu, Huilong, Li, Junfeng, Yin, Huaxiang, Luo, Jun, Ye, Tianchun, Wang, Wenwu. Advanced process and electron device technology. TSINGHUA SCIENCE AND TECHNOLOGY[J]. 2022, 27(3): 534-558, http://dx.doi.org/10.26599/TST.2021.9010049.[28] Xu, Renren, Yao, Jiaxin, Xu, Gaobo, Wei, Yanzhao, Yin, Huaxiang, Zhang, Qingzhu, Tian, Guoliang, Wang, Yanrong, Yan, Gangping, Xiang, Jinjuan, Bu, Weihai, Wu, Yongqin, Wu, Zhenhua, Luo, Jun, Wang, Wenwu. Experimental Investigation of Ultrathin Al2O3 Ex-Situ Interfacial Doping Strategy on Laminated HKMG Stacks via ALD. IEEE TRANSACTIONS ON ELECTRON DEVICES[J]. 2022, 69(4): 1964-1971, http://dx.doi.org/10.1109/TED.2022.3152976.[29] Sun, Xiaoting, Zhang, Yadong, Jia, Kunpeng, Tian, Guoliang, Yu, Jiahan, Xiang, Jinjuan, Yang, Ruixia, Wu, Zhenhua, Yin, Huaxiang. Improved performance of MoS2 FET by in situ NH3 doping in ALD Al2O3 dielectric. CHINESE PHYSICS B[J]. 2022, 31(7): 560-564, [30] Yan, Gangping, Yang, Hong, Liu, Weibing, Zhou, Na, Hu, Yanpeng, Shi, Yunfei, 高建峰, Tian, Guoliang, Zhang, Yadong, Fan, Linjie, Wang, Guilei, Xu, Gaobo, Bi, Jinshun, Yin, Huaxiang, Zhao, Chao, Luo, Jun. Mechanism Analysis of Ultralow Leakage and Abnormal Instability in InGaZnO Thin-Film Transistor Toward DRAM. IEEE TRANSACTIONS ON ELECTRON DEVICES[J]. 2022, 69(5): 2417-2422, http://dx.doi.org/10.1109/TED.2022.3159266.[31] Tian, Jiajia, He, Yujuan, Zhang, Qingzhu, Wu, Cinan, Cao, Lei, Yao, Jiaxin, Mao, Shujuan, Luo, Yanna, Zhang, Zhaohao, Li, Yongliang, Xu, Gaobo, Li, Bo, Han, Yanchu, Liu, Yang, Li, Junjie, Wu, Zhenhua, Wang, Guilei, Kong, Zhenzhen, Liu, Jinbiao, Yang, Hong, Zhang, Yongkui, Radamson, Henry H, Yin, Huaxiang, Luo, Jun, Wang, Wenwu. Improving Driving Current with High-Efficiency Landing Pads Technique for Reduced Parasitic Resistance in Gate-All-Around Si Nanosheet Devices. ECS JOURNAL OF SOLID STATE SCIENCE AND TECHNOLOGY[J]. 2022, 11(3): http://dx.doi.org/10.1149/2162-8777/ac5d64.[32] Shijie Huang, Zhenghua Wu, Haoqing Xu, Jingrui Guo, Lihua Xu, XinLv Duan, Qian Chen, Guanhua Yang, Qingzhu Zhang, Huaxiang Yin, 汪令飞, Ling Li, Ming Liu. Geometric Variability Aware Quantum Potential based Quasi-ballistic Compact Model for Stacked 6 nm-Thick Silicon Nanosheet GAA-FETs. IEEE International Electron Devices Meeting (IEDM)null. 2021, [33] Gu, Jie, Wu, Zhenhua, Zhang, Qinzhu, Yao, Jiaxin, Zhang, Zhaohao, Li, Junjie, Cai, Yuwei, Xu, Renren, Xu, Gaobo, Yin, Huaxiang, Li, Junfeng, Wang, Wenwu, Ye, Tianchun. Quantum Dot With a Diamond-Shaped Channel MOSFET on a Bulk Si Substrate. IEEE TRANSACTIONS ON ELECTRON DEVICES[J]. 2021, 68(1): 405-410, https://www.webofscience.com/wos/woscc/full-record/WOS:000602689000026.[34] Zhang, Qingzhu, Gu, Jie, Xu, Renren, Cao, Lei, Li, Junjie, Wu, Zhenhua, Wang, Guilei, Yao, Jiaxin, Zhang, Zhaohao, Xiang, Jinjuan, He, Xiaobin, Kong, Zhenzhen, Yang, Hong, Tian, Jiajia, Xu, Gaobo, Mao, Shujuan, Radamson, Henry H, Yin, Huaxiang, Luo, Jun. Optimization of Structure and Electrical Characteristics for Four-Layer Vertically-Stacked Horizontal Gate-All-Around Si Nanosheets Devices. NANOMATERIALS[J]. 2021, 11(3): https://www.ncbi.nlm.nih.gov/pmc/articles/PMC7998492/.[35] Zhou, Longda, Zhang, Qingzhu, Yang, Hong, Ji, Zhigang, Wang, Guilei, Liu, Qianqian, Tang, Bo, Gao, Rui, Simoen, Eddy, Yin, Huaxiang, Zhao, Chao, Du, Anyan, Luo, Jun, Wang, Wenwu. Recovery Behavior of Interface Traps After Negative Bias Temperature Instability Stress in p-FinFETs Featuring Fast Trap Characterization Technique. IEEE TRANSACTIONS ON ELECTRON DEVICES[J]. 2021, 68(9): 4251-4258, [36] Zhang, Yadong, Sun, Xiaoting, Jia, Kunpeng, Yin, Huaxiang, Luo, Kun, Yu, Jiahan, Wu, Zhenhua. Enhancement of InSe Field-Effect-Transistor Performance against Degradation of InSe Film in Air Environment. NANOMATERIALS[J]. 2021, 11(12): http://dx.doi.org/10.3390/nano11123311.[37] Zhang, Lu, Zhang, Yadong, Sun, Xiaoting, Jia, Kunpeng, Zhang, Qingzhu, Wu, Zhenhua, Yin, Huaxiang. High-performance multilayer WSe2 p-type field effect transistors with Pd contacts for circuit applications. JOURNAL OF MATERIALS SCIENCE-MATERIALS IN ELECTRONICS[J]. 2021, 32(13): 17427-17435, http://dx.doi.org/10.1007/s10854-021-06274-x.[38] Cai, Yuwei, Zhang, Qinzhu, Zhang, Zhaohao, Xu, Gaobo, Luo, Yanna, Gu, Jie, Gan, Weizhuo, Lin, Xiang, Xu, Renren, Wu, Zhenhua, Yin, Huaxiang, Wang, Wenwu, Xu, Qiuxia, Ye, Tianchun. Endurance Characteristics of Negative Capacitance FinFETs With Negligible Hysteresis. IEEE ELECTRON DEVICE LETTERS[J]. 2021, 42(2): 260-263, https://www.webofscience.com/wos/woscc/full-record/WOS:000613404400032.[39] 张璐, 张亚东, 殷华湘. 基于TMD材料的CMOS反相器电路研究现状. 微纳电子技术[J]. 2021, 58(3): 185-195, http://lib.cqvip.com/Qikan/Article/Detail?id=7104507484.[40] Zhang, Qingzhu, Tu, Hailing, Zhang, Zhaohao, Li, Junjie, Wei, Feng, Wang, Guilei, Han, Jiaohao, Zhao, Hongbin, Zhang, Yongkui, Li, Yongliang, Wu, Zhenhua, Gu, Jie, Xu, Renren, Bai, Guibin, Xu, Gaobo, Wei, Qianhui, Fan, Yanyan, Yan, Jiang, Li, Bo, Xu, Qiuxia, Yin, Huaxiang, Wang, Wenwu. Optimization of zero-level interlayer dielectric materials for gate-all-around silicon nanowire channel fabrication in a replacement metal gate process. MATERIALS SCIENCE IN SEMICONDUCTOR PROCESSING[J]. 2021, 121: http://dx.doi.org/10.1016/j.mssp.2020.105434.[41] Cai, Yuwei, Zhang, Qingzhu, Zhang, Zhaohao, Xu, Gaobo, Wu, Zhenhua, Gu, Jie, Li, Junjie, Xiang, Jinjuan, Yin, Huaxiang. Influence of Applied Stress on the Ferroelectricity of Thin Zr-Doped HfO2 Films. APPLIED SCIENCES-BASEL[J]. 2021, 11(9): http://dx.doi.org/10.3390/app11094295.[42] Zhang, Fan, Peng, Yue, Deng, Xinran, Huo, Jiali, Liu, Yan, Han, Genquan, Wu, Zhenhua, Yin, Huaxiang, Hao, Yue. Theoretical Study of Negative Capacitance FinFET With Quasi-Antiferroelectric Material. IEEE TRANSACTIONS ON ELECTRON DEVICES[J]. 2021, 68(6): 3074-3079, http://dx.doi.org/10.1109/TED.2021.3074352.[43] Cai, Yuwei, Zhang, Zhaohao, Zhang, Qingzhu, Xiang, Jinjuan, Xu, Gaobo, Wu, Zhenhua, Gu, Jie, Yin, Huaxiang. Investigation of time domain characteristics of negative capacitance FinFET by pulse-train approaches. JOURNALOFSEMICONDUCTORS[J]. 2021, 42(11): [44] Gu, Jie, Zhang, Qingzhu, Wu, Zhenhua, Yao, Jiaxin, Zhang, Zhaohao, Zhu, Xiaohui, Wang, Guilei, Li, Junjie, Zhang, Yongkui, Cai, Yuwei, Xu, Renren, Xu, Gaobo, Xu, Qiuxia, Yin, Huaxiang, Luo, Jun, Wang, Wenwu, Ye, Tianchun. Cryogenic Transport Characteristics of P-Type Gate-All-Around Silicon Nanowire MOSFETs. NANOMATERIALS[J]. 2021, 11(2): https://www.ncbi.nlm.nih.gov/pmc/articles/PMC7911106/.[45] Yan, Gangping, Xi, Kai, Xu, Gaobo, Bi, Jinshun, Yin, Huaxiang. Analysis of Single Event Effects in Capacitor-Less 1T-DRAM Based on an InGaAs Transistor. IEEE TRANSACTIONS ON ELECTRON DEVICES[J]. 2021, 68(4): 1604-1609, http://dx.doi.org/10.1109/TED.2021.3057791.[46] Longda Zhou, Qianqian Liu, Hong Yang, Zhigang Ji, Hao Xu, Guilei Wang, Eddy Simoen, Haojie Jiang, Ying Luo, Zhenzhen Kong, Guobin Bai, Jun Luo, Huaxiang Yin, Chao Zhao, Wenwu Wang. Alleviation of Negative-Bias Temperature Instability in Si p-FinFETs With ALD W Gate-Filling Metal by Annealing Process Optimization. IEEE JOURNAL OF THE ELECTRON DEVICES SOCIETY[J]. 2021, 9: 229-235, https://doaj.org/article/c5b752e8b8c341c8ae304cdcd783f0ac.[47] 张璐, 张亚东, 孙小婷, 贾昆鹏, 吴振华, 殷华湘. WSe_(2)场效应晶体管的源漏接触特性研究. 半导体光电[J]. 2021, 42(3): 371-374+384, http://lib.cqvip.com/Qikan/Article/Detail?id=7105480346.[48] Luo, Kun, Yang, Wen, Pan, Yu, Yin, Huaxiang, Zhao, Chao, Wu, Zhenhua. Ab-Initio Simulations of Monolayer InSe and MoS2 Strain Effect: From Electron Mobility to Photoelectric Effect. JOURNAL OF ELECTRONIC MATERIALS[J]. 2020, 49(1): 559-565, http://dx.doi.org/10.1007/s11664-019-07809-z.[49] Changliang Qin, Huaxiang Yin, Guilei Wang, Yanbo Zhang, Jinbiao Liu, Qinzhu Zhang, Huilong Zhu, Chao Zhao, Henry H. Radamson. A novel method for source/drain ion implantation for 20 nm FinFETs and beyond. JOURNAL OF MATERIALS SCIENC. 2020, 31(1): http://kns.cnki.net/KCMS/detail/detail.aspx?QueryID=0&CurRec=1&recid=&FileName=SSJD1FADFF47441AFE6536C712D4895C6424&DbName=SSJD_01&DbCode=SSJD&yx=&pr=&URLID=&bsm=.[50] Zhou, Longda, Li, Yongliang, Yin, Huaxiang, Du, Anyan, Zhao, Chao, Wang, Wenwu, Tang, Bo, Ji, Zhigang, Yang, Hong, Xu, Hao, Liu, Qianqian, Simoen, Eddy, Wang, Xiaolei, Ma, Xueli. An Investigation of Field Reduction Effect on NBTI Parameter Characterization and Lifetime Prediction Using a Constant Field Stress Method. IEEE TRANSACTIONS ON DEVICE AND MATERIALS RELIABILITY[J]. 2020, 20(1): 92-96, http://dx.doi.org/10.1109/TDMR.2019.2960471.[51] Zhou, Longda, Liu, Qianqian, Yang, Hong, Ji, Zhigang, Xu, Hao, Tang, Bo, Simoen, Eddy, Jiang, Haojie, Luo, Ying, Wang, Xiaolei, Ma, Xueli, Li, Yongliang, Luo, Jun, Yin, Huaxiang, Zhao, Chao, Wang, Wenwu. Insights Into the Effect of TiN Thickness Scaling on DC and AC NBTI Characteristics in Replacement Metal Gate pMOSFETs. IEEE TRANSACTIONS ON DEVICE AND MATERIALS RELIABILITY[J]. 2020, 20(3): 498-505, http://dx.doi.org/10.1109/TDMR.2020.2997811.[52] 刘瑶光, 殷华湘, 吴次南, 许高博, 翟琼华. 一种硅漂移探测器的优化设计与特性研究. 传感技术学报[J]. 2020, 33(1): 7-11, https://kns.cnki.net/KCMS/detail/detail.aspx?dbcode=CJFQ&dbname=CJFDLAST2020&filename=CGJS202001002&v=MTk1Mjg3RGgxVDNxVHJXTTFGckNVUjdxZVorUnZGaW5tVmJ6SkppckJmYkc0SE5ITXJvOUZab1I4ZVgxTHV4WVM=.[53] Qin, Changliang, Yin, Huaxiang, Wang, Guilei, Zhang, Yanbo, Liu, Jinbiao, Zhang, Qinzhu, Zhu, Huilong, Zhao, Chao, Radamson, Henry H. A novel method for source/drain ion implantation for 20 nm FinFETs and beyond. JOURNAL OF MATERIALS SCIENCE-MATERIALS IN ELECTRONICS[J]. 2020, 31(1): 98-104, https://www.webofscience.com/wos/woscc/full-record/WOS:000518400500014.[54] Li, Junjie, Wang, Wenwu, Li, Yongliang, Zhou, Na, Wang, Guilei, Kong, Zhenzhen, Fu, Jianyu, Yin, Xiaogen, Li, Chen, Wang, Xiaolei, Yang, Hong, Ma, Xueli, Han, Jianghao, Zhang, Jing, Wei, Yijun, Hu, Tairan, Yang, Tao, Li, Junfeng, Yin, Huaxiang, Zhu, Huilong, Radamson, Henry H. Study of selective isotropic etching Si1-xGex in process of nanowire transistors. JOURNAL OF MATERIALS SCIENCE-MATERIALS IN ELECTRONICS[J]. 2020, 31(1): 134-143, http://dx.doi.org/10.1007/s10854-019-02269-x.[55] Yan, Gangping, Bi, Jinshun, Xu, Gaobo, Xi, Kai, Li, Bo, Fan, Linjie, Yin, Huaxiang. Simulation of Total Ionizing Dose (TID) Effects Mitigation Technique for 22 nm Fully-Depleted Silicon-on-Insulator (FDSOI) Transistor. IEEE ACCESS[J]. 2020, 8: 154898-154905, https://doaj.org/article/f266e2bf5666490ca2a2e5862545176e.[56] Shen, Yuxin, Zhang, Zhaohao, Zhang, Qingzhu, Wei, Feng, Yin, Huaxiang, Wei, Qianhui, Men, Kuo. A Gd-doped HfO2 single film for a charge trapping memory device with a large memory window under a low voltage. RSC ADVANCES[J]. 2020, 10(13): 7812-7816, http://apps.webofknowledge.com/CitedFullRecord.do?product=UA&colName=WOS&SID=5CCFccWmJJRAuMzNPjj&search_mode=CitedFullRecord&isickref=WOS:000519586300046.[57] Gan, Weizhuo, Prentki, Raphael J, Liu, Fei, Bu, Jianhui, Luo, Kun, Zhang, Qingzhu, Zhu, Huilong, Wang, Wenwu, Ye, Tianchun, Yin, Huaxiang, Wu, Zhenhua, Guo, Hong. Design and Simulation of Steep-Slope Silicon Cold Source FETs With Effective Carrier Distribution Model. IEEE TRANSACTIONS ON ELECTRON DEVICES[J]. 2020, 67(6): 2243-2248, http://dx.doi.org/10.1109/TED.2020.2988855.[58] Yao, Jiaxin, Yin, Huaxiang, Wu, Zhenhua, Tian, Jinshou. Novel Band-Edge Work Function Performance Modulation via NPT with PMOS1st/NMOS1st Laminated Stack for PMOS Low Power Target. ECS JOURNAL OF SOLID STATE SCIENCE AND TECHNOLOGY[J]. 2020, 9(10): https://www.webofscience.com/wos/woscc/full-record/WOS:000588313700001.[59] Zhou, Longda, Zhang, Qingzhu, Yang, Hong, Ji, Zhigang, Zhang, Zhaohao, Xu, Renren, Yin, Huaxiang, Wang, Wenwu, IEEE. Comparative Study on the Energy Profile of NBTI-Related Defects in Si and Ferroelectric p-FinFETs. 2020 IEEE INTERNATIONAL RELIABILITY PHYSICS SYMPOSIUM (IRPS)null. 2020, [60] Zhang, Qingzhu, Liu, Ruonan, Tu, Hailing, Tang, Siqi, Yan, Jiang, Li, Bo, Zhang, Jing, Zhang, Zhaohao, Wei, Qianhui, Yin, Huaxiang, Wang, K, Lombardo, D. Novel Insulator Isolated Si NW Sensors Fabricated using Bulk Substrate with Low-cost and High-quality. 6TH ANNUAL INTERNATIONAL WORKSHOP ON MATERIALS SCIENCE AND ENGINEERINGnull. 2020, 1622: [61] Zhou, Longda, Wang, Guilei, Yin, Xiaogen, Ji, Zhigang, Liu, Qianqian, Xu, Hao, Yang, Hong, Simoen, Eddy, Wang, Xiaolei, Ma, Xueli, Li, Yongliang, Kong, Zhenzhen, Jiang, Haojie, Luo, Ying, Yin, Huaxiang, Zhao, Chao, Wang, Wenwu. Comparative study on NBTI kinetics in Si p-FinFETs with B2H6-based and SiH4-based atomic layer deposition tungsten (ALD W) filling metal. MICROELECTRONICS RELIABILITY[J]. 2020, 107: http://dx.doi.org/10.1016/j.microrel.2020.113627.[62] Tian, GuoLiang, Bi, JinShun, Xu, GaoBo, Xi, Kai, Xu, YanNan, Yang, XueQin, Yin, HuaXiang, Xu, QiuXia, Li, YongLiang. Hf0.5Zr0.5O2-based ferroelectric bionic electronic synapse device with highly symmetrical and linearity weight modification. ELECTRONICSLETTERS[J]. 2020, 56(16): 840-842, https://www.webofscience.com/wos/woscc/full-record/WOS:000560412900019.[63] Tang, Siqi, Yan, Jiang, Zhang, Jing, Wei, Shuhua, Zhang, Qingzhu, Li, Junjie, Fang, Min, Zhang, Shuang, Xiong, Enyi, Wang, Yanrong, Yang, Jianglan, Zhang, Zhaohao, Wei, Qianhui, Yin, Huaxiang, Wang, Wenwu, Tu, Hailing. Fabrication of Low Cost and Low Temperature Poly-Silicon Nanowire Sensor Arrays for Monolithic Three-Dimensional Integrated Circuits Applications. NANOMATERIALS[J]. 2020, 10(12): https://www.ncbi.nlm.nih.gov/pmc/articles/PMC7763022/.[64] Chang, Hao, Zhou, Longda, Yang, Hong, Ji, Zhigang, Liu, Qianqian, Xu, Hao, Simoen, Eddy, Yin, Huaxiang, Wang, Wenwu, IEEE. Degradation Mechanism of Short Channel p-FinFETs under Hot Carrier Stress and Constant Voltage Stress. 2020 IEEE INTERNATIONAL SYMPOSIUM ON THE PHYSICAL AND FAILURE ANALYSIS OF INTEGRATED CIRCUITS (IPFA)null. 2020, [65] Zhao, Zhiqian, Cheng, Xiaohong, Li, Yongliang, Zan, Ying, Liu, Haoyan, Wang, Guilei, Du, Anyan, Li, Junjie, Zhang, Qingzhu, Xu, Gaobo, Ma, Xueli, Wang, Xiaolei, Yang, Hong, Xu, Jing, Luo, Jun, Li, JunFeng, Yin, Huaxiang, Wang, Wenwu. Investigation on the formation technique of SiGe Fin for the high mobility channel FinFET device. JOURNAL OF MATERIALS SCIENCE-MATERIALS IN ELECTRONICS[J]. 2020, 31(8): 5854-5860, https://www.webofscience.com/wos/woscc/full-record/WOS:000499978000002.[66] Nan Zhang, Zhaohao Zhang, Qingzhu Zhang, Qianhui Wei, Jing Zhang, Siqi Tang, Chunguang Lv, Yanrong Wang, Hongbin Zhao, Feng Wei, Jiang Yan, Mikhail Baklanov, Huaxiang Yin, Wenwu Wang, Hailing Tu. O2 plasma treated biosensor for enhancing detection sensitivity of sulfadiazine in a high-к HfO2 coated silicon nanowire array. SENSORS AND ACTUATORS: B. CHEMICAL. 2020, 306: http://dx.doi.org/10.1016/j.snb.2019.127464.[67] Zhang, Yadong, Jia, Kunpeng, Liu, Jiangtao, Pan, Yu, Luo, Kun, Yu, Jiahan, Zhang, Yongkui, Tian, Hanmin, Wu, Zhenhua, Yin, Huaxiang. The optimization of contact interface between metal/MoS2 FETs by oxygen plasma treatment. JOURNAL OF MATERIALS SCIENCE-MATERIALS IN ELECTRONICS[J]. 2020, 31(12): 9660-9665, http://dx.doi.org/10.1007/s10854-020-03511-7.[68] Zhou, Longda, Zhang, Qingzhu, Yang, Hong, Ji, Zhigang, Zhang, Zhaohao, Liu, Qianqian, Xu, Hao, Tang, Bo, Simoen, Eddy, Ma, Xueli, Wang, Xiaolei, Li, Yongliang, Yin, Huaxiang, Luo, Jun, Zhao, Chao, Wang, Wenwu. Understanding Frequency Dependence of Trap Generation Under AC Negative Bias Temperature Instability Stress in Si p-FinFETs. IEEE ELECTRON DEVICE LETTERS[J]. 2020, 41(7): 965-968, https://www.webofscience.com/wos/woscc/full-record/WOS:000545436900001.[69] Yang, Hong, Qi, Luwei, Zhang, Yanbo, Tang, Bo, Liu, Qianqian, Xu, Hao, Ma, Xueli, Wang, Xiaolei, Li, Yongliang, Yin, Huaxiang, Li, Junfeng, Zhu, Huilong, Zhao, Chao, Wang, Wenwu, Ye, Tianchun. Influence of an ALD TiN capping layer on the PBTI characteristics of n-FinFET with ALD HfO2/TiN-capping/TiAl gate stacks. SCIENCE CHINA-INFORMATION SCIENCES[J]. 2020, 63(2): 248-250, http://lib.cqvip.com/Qikan/Article/Detail?id=00002GGMK9807JP0MPDO7JP06LR.[70] Zhang, Nan, Zhang, Zhaohao, Zhang, Qingzhu, Wei, Qianhui, Zhang, Jing, Tang, Siqi, Lv, Chunguang, Wang, Yanrong, Zhao, Hongbin, Wei, Feng, Yan, Jiang, Baklanov, Mikhail, Yin, Huaxiang, Wang, Wenwu, Tu, Hailing. O-2 plasma treated biosensor for enhancing detection sensitivity of sulfadiazine in a high-K HfO2 coated silicon nanowire array. SENSORS AND ACTUATORS B-CHEMICAL[J]. 2020, 306: https://www.webofscience.com/wos/woscc/full-record/WOS:000507459500031.[71] Tian, Guoliang, Bi, Jinshun, Xu, Gaobo, Xi, Kai, Yang, Xueqin, Yin, Huaxiang, Xu, Qiuxia, Wang, Wenwu. Heavy ion induced single-event-transient effects in nanoscale ferroelectric vertical tunneling transistors by TCAD simulation. SEMICONDUCTOR SCIENCE AND TECHNOLOGY[J]. 2020, 35(10): https://www.webofscience.com/wos/woscc/full-record/WOS:000568340700001.[72] Li, Junjie, Li, Yongliang, Zhou, Na, Xiong, Wenjuan, Wang, Guilei, Zhang, Qingzhu, Du, Anyan, Gao, Jianfeng, Kong, Zhenzhen, Lin, Hongxiao, Xiang, Jinjuan, Li, Chen, Yin, Xiaogen, Wang, Xiaolei, Yang, Hong, Ma, Xueli, Han, Jianghao, Zhang, Jing, Hu, Tairan, Cao, Zhe, Yang, Tao, Li, Junfeng, Yin, Huaxiang, Zhu, Huilong, Luo, Jun, Wang, Wenwu, Radamson, Henry H. Study of Silicon Nitride Inner Spacer Formation in Process of Gate-all-around Nano-Transistors. NANOMATERIALS[J]. 2020, 10(4): http://dx.doi.org/10.3390/nano10040793.[73] Ma, Xueli, Wang, Xiaolei, Zhou, Lixing, Xu, Hao, Zhang, Yuanyuan, Duan, Jiahui, Xiang, Jinjuan, Yang, Hong, Li, Junjie, Li, Yongliang, Yin, Huaxiang, Wang, Wenwu. Experimental study of the ultrathin oxides on SiGe alloy formed by low-temperature ozone oxidation. MATERIALS SCIENCE IN SEMICONDUCTOR PROCESSING[J]. 2020, 107: http://dx.doi.org/10.1016/j.mssp.2019.104832.[74] Ma, Xueli, Xiang, Jinjuan, Zhou, Lixing, Xu, Hao, Wang, Xiaolei, Yang, Hong, Li, Yongliang, Yin, Huaxiang, Wang, Wenwu. Understanding the mechanisms impacting the interface states of ozone-treated high-k/SiGe interfaces. SEMICONDUCTOR SCIENCE AND TECHNOLOGY[J]. 2020, 35(5): https://www.webofscience.com/wos/woscc/full-record/WOS:000523453200001.[75] Zhao, Zhiqian, Li, Yan, Zan, Ying, Li, Yongliang, Li, Junjie, Cheng, Xiaohong, Wang, Guilei, Liu, Haoyan, Wang, Hanxiang, Zhang, Qingzhu, Ma, Xueli, Wang, Xiaolei, Yang, Hong, Li, JunFeng, Luo, Jun, Yin, Huaxiang, Wang, Wenwu. Fabrication technique of the Si0.5Ge0.5 Fin for the high mobility channel FinFET device. SEMICONDUCTOR SCIENCE AND TECHNOLOGY[J]. 2020, 35(4): https://www.webofscience.com/wos/woscc/full-record/WOS:000520431400001.[76] Tian, Guoliang, Bi, Jinshun, Xu, Gaobo, Xi, Kai, Yang, Xueqin, Sandip, Majumdar, Yin, Huaxiang, Xu, Qiuxia, Wang, Wenwu. Single-event-transient effects in silicon-on-insulator ferroelectric double-gate vertical tunneling field effect transistors. SCIENCE CHINA-INFORMATION SCIENCES[J]. 2020, 63(12): 274-276, http://lib.cqvip.com/Qikan/Article/Detail?id=7103486735.[77] Zhou, Longda, Zhang, Qingzhu, Yang, Hong, Ji, Zhigang, Zhang, Zhaohao, Xu, Renren, Yin, Huaxiang, Du, Anyan, Wang, Wenwu, IEEE. Impact of Electron trapping on Energy Distribution Characterization of NBTI-Related Defects for Si p-FinFETs. 2020 IEEE INTERNATIONAL SYMPOSIUM ON THE PHYSICAL AND FAILURE ANALYSIS OF INTEGRATED CIRCUITS (IPFA)null. 2020, [78] Cheng, Weijun, Liang, Renrong, Xu, Gaobo, Yu, Guofang, Zhang, Shuqin, Yin, Huaxiang, Zhao, Chao, Ren, TianLing, Xu, Jun. Fabrication and Characterization of a Novel Si Line Tunneling TFET With High Drive Current. IEEE JOURNAL OF THE ELECTRON DEVICES SOCIETY[J]. 2020, 8(1): 336-340, https://doaj.org/article/bf9362598c5f483782496368669f36c4.[79] Li, Junjie, Li, Yongliang, Zhou, Na, Wang, Guilei, Zhang, Qingzhu, Du, Anyan, Zhang, Yongkui, Gao, Jianfeng, Kong, Zhenzhen, Lin, Hongxiao, Xiang, Jinjuan, Li, Chen, Yin, Xiaogen, Li, Yangyang, Wang, Xiaolei, Yang, Hong, Ma, Xueli, Han, Jianghao, Zhang, Jing, Hu, Tairan, Yang, Tao, Li, Junfeng, Yin, Huaxiang, Zhu, Huilong, Wang, Wenwu, Radamson, Henry H. A Novel Dry Selective Isotropic Atomic Layer Etching of SiGe for Manufacturing Vertical Nanowire Array with Diameter Less than 20 nm. MATERIALS[J]. 2020, 13(3): https://doaj.org/article/6d27beb2892d4c24b1b1988ad2b46a06.[80] Yan, Gangping, Xu, Gaobo, Bi, Jinshun, Tian, Guoliang, Xu, Qiuxia, Yin, Huaxiang, Li, Yongliang. Accumulative total ionizing dose (TID) and transient dose rate (TDR) effects on planar and vertical ferroelectric tunneling-field-effect-transistors (TFET). MICROELECTRONICS RELIABILITY[J]. 2020, 114: http://dx.doi.org/10.1016/j.microrel.2020.113855.[81] Wang, Guilei, Kolahdouz, M, Luo, Jun, Qin, Changliang, Gu, Shihai, Kong, Zhenzhen, Yin, Xiaogen, Xiong, Wenjuan, Zhao, Xuewei, Liu, Jinbiao, Yang, Tao, Li, Junfeng, Yin, Huaxiang, Zhu, Huilong, Wang, Wenwu, Zhao, Chao, Ye, Tianchun, Radamson, Henry H. Growth of SiGe layers in source and drain regions for 10 nm node complementary metal-oxide semiconductor (CMOS). JOURNAL OF MATERIALS SCIENCE-MATERIALS IN ELECTRONICS[J]. 2020, 31(1): 26-33, https://www.webofscience.com/wos/woscc/full-record/WOS:000518400500005.[82] Pan, Yu, Jia, Kunpeng, Huang, Kailiang, Wu, Zhenhua, Bai, Guobin, Yu, Jiahan, Zhang, Zhaohao, Zhang, Qingzhu, Yin, Huaxiang. Near-ideal subthreshold swing MoS2 back-gate transistors with an optimized ultrathin HfO2 dielectric layer. NANOTECHNOLOGY[J]. 2019, 30(9): http://dx.doi.org/10.1088/1361-6528/aaf956.[83] Zhao, Zhiqian, Li, Yongliang, Wang, Guilei, Du, Anyan, Gu, Shihai, Li, Yan, Zhang, Qingzhu, Xu, Gaobo, Ma, Xueli, Wang, Xiaolei, Yang, Hong, Luo, Jun, Li, JunFeng, Yin, Huaxiang, Wang, Wenwu. A novel three-layer graded SiGe strain relaxed buffer for the high crystal quality and strained Si0.5Ge0.5 layer epitaxial grown. JOURNAL OF MATERIALS SCIENCE-MATERIALS IN ELECTRONICS[J]. 2019, 30(15): 14130-14135, https://www.webofscience.com/wos/woscc/full-record/WOS:000478863500030.[84] 徐忍忍, 张青竹, 姚佳欣, 白国斌, 熊文娟, 顾杰, 殷华湘, 吴次南, 屠海令. 应用于堆叠纳米线MOS器件的STI工艺优化研究. 真空科学与技术学报[J]. 2019, 39(1): 65-70, http://lib.cqvip.com/Qikan/Article/Detail?id=6100204640.[85] Ma, Xueli, Zhou, Lixing, Xiang, Jinjuan, Yang, Hong, Wang, Xiaolei, Li, Yongliang, Zhang, Jing, Zhao, Chao, Yin, Huaxiang, Wang, Wenwu, Ye, Tianchun. Identification of a suitable passivation route for high-k/SiGe interface based on ozone oxidation. APPLIED SURFACE SCIENCE[J]. 2019, 493: 478-484, http://dx.doi.org/10.1016/j.apsusc.2019.07.050.[86] Xu Gaobo, Yin Huaxiang, Xu Qiuxia, Tao Guilong, Wu Zhenhua, Bo Jianhui, Bi Jinshun, Li Yongliang, Zhou Huajie, Shang Haiping, Liu Jinbiao, Li Junjie, Xiong Wenjuan, Li Junfeng, Zhu Huilong, Zhao Chao, Wang Wenwu, Claeys C, Huang R, Wu H, Lin Q, Liang S, Song P, Guo Z, Lai K, Zhang Y, Qu X, Lung HL, Yu W. A High-Performance Source-Pocket Tunnel Field-Effect Transistor. 2019 CHINA SEMICONDUCTOR TECHNOLOGY INTERNATIONAL CONFERENCE (CSTIC)null. 2019, http://apps.webofknowledge.com/CitedFullRecord.do?product=UA&colName=WOS&SID=5CCFccWmJJRAuMzNPjj&search_mode=CitedFullRecord&isickref=WOS:000490874500022.[87] Zhao, Zhiqian, Li, Yongliang, Gu, Shihai, Zhang, Qingzhu, Wang, Guilei, Li, Junjie, Li, Yan, Xu, Gaobo, Ma, Xueli, Wang, Xiaolei, Yang, Hong, Lu, Jun, Li, JunFeng, Yin, Huaxiang, Wang, Wenwu. High crystal quality strained Si0.5Ge0.5 layer with a thickness of up to 50 nm grown on the three-layer SiGe strain relaxed buffer. MATERIALS SCIENCE IN SEMICONDUCTOR PROCESSING[J]. 2019, 99: 159-164, http://dx.doi.org/10.1016/j.mssp.2019.04.033.[88] Ma, Xueli, Xiang, Jinjuan, Zhou, Lixing, Wang, Xiaolei, Li, Yongliang, Yang, Hong, Zhang, Jing, Zhao, Chao, Yin, Huaxiang, Wang, Wenwu, Ye, Tianchun. Comprehensive Study and Design of High-k/SiGe Gate Stacks with Interface-Engineering by Ozone Oxidation. ECS JOURNAL OF SOLID STATE SCIENCE AND TECHNOLOGY[J]. 2019, 8(6): N100-N105, [89] Pan, Yu, Yin, Huaxiang, Huang, Kailiang, Zhang, Zhaohao, Zhang, Qingzhu, Jia, Kunpeng, Wu, Zhenhua, Luo, Kun, Yu, Jiahan, Li, Junfeng, Wang, Wenwu, Ye, Tianchun. Novel 10-nm Gate Length MoS2 Transistor Fabricated on Si Fin Substrate. IEEE JOURNAL OF THE ELECTRON DEVICES SOCIETY[J]. 2019, 7(1): 483-488, [90] Zhou, Longda, Wang, Guilei, Yin, Xiaogen, Tang, Bo, Liu, Qianqian, Ji, Zhigang, Xu, Hao, Kong, Zhenzhen, Jiang, Haojie, Luo, Ying, Simoen, Eddy, Yang, Hong, Yin, Huaxiang, Du, Anyan, Zhu, Huilong, Zhao, Chao, Wang, Wenwu, Ye, Tianchun, IEEE. Comparison of NBTI kinetics in RMG Si p-FinFETs featuring Atomic Layer Deposition Tungsten (ALD W) Filling Metal Using B2H6 and SiH4 Precursors. 2019 IEEE 26TH INTERNATIONAL SYMPOSIUM ON PHYSICAL AND FAILURE ANALYSIS OF INTEGRATED CIRCUITS (IPFA)null. 2019, [91] Zhang, Yadong, Liu, Jiangtao, Pan, Yu, Luo, Kun, Yu, Jiahan, Zhang, Yongkui, Jia, Kunpeng, Yin, Huaxiang, Zhu, Huilong, Tian, Hanmin, Wu, Zhenhua. The evolution of MoS2 properties under oxygen plasma treatment and its application in MoS2 based devices. JOURNAL OF MATERIALS SCIENCE-MATERIALS IN ELECTRONICS[J]. 2019, 30(19): 18185-18190, http://dx.doi.org/10.1007/s10854-019-02172-5.[92] Hou Zhaozhao, Yao Jiaxin, Gu Jie, Wu Zhenhua, Yin Huaxiang, Claeys C, Huang R, Wu H, Lin Q, Liang S, Song P, Guo Z, Lai K, Zhang Y, Qu X, Lung HL, Yu W. IMPACT OF ANNEALING TEMPERATURE ON PERFORMANCE ENHANCEMENT FOR CHARGE TRAPPING MEMORY WITH (HfO2)(0.9)(Al2O3)(0.1) TRAPPING LAYER. 2019 CHINA SEMICONDUCTOR TECHNOLOGY INTERNATIONAL CONFERENCE (CSTIC)null. 2019, http://apps.webofknowledge.com/CitedFullRecord.do?product=UA&colName=WOS&SID=5CCFccWmJJRAuMzNPjj&search_mode=CitedFullRecord&isickref=WOS:000490874500189.[93] Hong, Peizhen, Xia, Zhiliang, Yin, Huaxiang, Li, Chunlong, Huo, Zongliang. A High Density and Low Cost Staircase Scheme for 3D NAND Flash Memory: SDS(Stair Divided Scheme). ECS JOURNAL OF SOLID STATE SCIENCE AND TECHNOLOGY[J]. 2019, 8(10): P567-P572, https://www.webofscience.com/wos/woscc/full-record/WOS:000488211700001.[94] Yao Jiaxin, Hou Zhaozhao, Xiong Wenjuan, Zhang Qingzhu, Wu Zhenhua, Yin Huaxiang, Claeys C, Huang R, Wu H, Lin Q, Liang S, Song P, Guo Z, Lai K, Zhang Y, Qu X, Lung HL, Yu W. Comprehensive Investigation of Flat-band Voltage Modulation by High-K NPT for Advanced HKMG Technology. 2019 CHINA SEMICONDUCTOR TECHNOLOGY INTERNATIONAL CONFERENCE (CSTIC)null. 2019, http://apps.webofknowledge.com/CitedFullRecord.do?product=UA&colName=WOS&SID=5CCFccWmJJRAuMzNPjj&search_mode=CitedFullRecord&isickref=WOS:000490874500074.[95] Zhang, Zhaohao, Xu, Gaobo, Zhang, Qingzhu, Hou, Zhaozhao, Li, Junjie, Kong, Zhenzhen, Zhang, Yongkui, Xiang, Jinjuan, Xu, Qiuxia, Wu, Zhenhua, Zhu, Huilong, Yin, Huaxiang, Wang, Wenwu, Ye, Tianchun. FinFET With Improved Subthreshold Swing and Drain Current Using 3-nm Ferroelectric Hf0.5Zr0.5O2. IEEE ELECTRON DEVICE LETTERS[J]. 2019, 40(3): 367-370, [96] Gu Jie, Hou Zhaozhao, Yao Jiaxin, Wu Zhenhua, Yin Huaxiang, Claeys C, Huang R, Wu H, Lin Q, Liang S, Song P, Guo Z, Lai K, Zhang Y, Qu X, Lung HL, Yu W. Investigation of Quantum-Dot Characteristic Based on Different Bulk Silicon FinFET Device Models. 2019 CHINA SEMICONDUCTOR TECHNOLOGY INTERNATIONAL CONFERENCE (CSTIC)null. 2019, http://apps.webofknowledge.com/CitedFullRecord.do?product=UA&colName=WOS&SID=5CCFccWmJJRAuMzNPjj&search_mode=CitedFullRecord&isickref=WOS:000490874500157.[97] Yao, Jiaxin, Wu, Zhenhua, Yin, Huaxiang. Multi-Vt Performance Dependence on Capping Layer Position by NPT for PMOS Device Applications. ECS JOURNAL OF SOLID STATE SCIENCE AND TECHNOLOGY[J]. 2019, 8(8): N107-N112, [98] Zhang, Qingzhu, Tu, Hailing, Gu, Shihai, Zhang, Zhaohao, Wang, Guilei, Wei, Feng, Ma, Tongda, Zhao, Hongbin, Wei, Qianhui, Yin, Huaxiang, Fan, Yanyan, Jia, Rongguang, Yan, Jiang. Influence of Rapid Thermal Annealing on Ge-Si Interdiffusion in Epitaxial Multilayer Ge0.3Si0.7/Si Superlattices with Various GeSi Thicknesses. ECS JOURNAL OF SOLID STATE SCIENCE AND TECHNOLOGY[J]. 2018, 7(11): P671-P676, https://www.webofscience.com/wos/woscc/full-record/WOS:000449758200001.[99] Yao, Jiaxin, Li, Jun, Luo, Kun, Yu, Jiahan, Zhang, Qingzhu, Hou, Zhaozhao, Gu, Jie, Yang, Wen, Wu, Zhenhua, Yin, Huaxiang, Wang, Wenwu. Physical Insights on Quantum Confinement and Carrier Mobility in Si, Si-0.45, Ge-0.55, Ge Gate-All-Around NSFET for 5nm Technology Node. IEEE JOURNAL OF THE ELECTRON DEVICES SOCIETY[J]. 2018, 6(1): 841-848, https://www.webofscience.com/wos/woscc/full-record/WOS:000441422600002.[100] 侯朝昭, 王桂磊, 姚佳欣, 张青竹, 殷华湘. Improvement of Operation Characteristics for MONOS Charge Trapping Flash Memory with SiGe Buried Channel. 中国物理快报(英文版)[J]. 2018, 35(5): 110-114, http://lib.cqvip.com/Qikan/Article/Detail?id=675655193.[101] Hou, Zhaozhao, Wu, Zhenhua, Yin, Huaxiang. The Effect of Thermal Treatment Induced Performance Improvement for Charge Trapping Memory with Al2O3/(HfO2)(0.9)(Al2O3)(0.1)/Al2O3 Multilayer Structure. ECS JOURNAL OF SOLID STATE SCIENCE AND TECHNOLOGY[J]. 2018, 7(12): Q229-Q234, https://www.webofscience.com/wos/woscc/full-record/WOS:000451560800001.[102] Hou, ZhaoZhao, Wang, GuiLei, Yao, JiaXin, Zhang, QingZhu, Yin, HuaXiang. Improvement of Operation Characteristics for MONOS Charge Trapping Flash Memory with SiGe Buried Channel. CHINESE PHYSICS LETTERS[J]. 2018, 35(5): 110-114, http://lib.cqvip.com/Qikan/Article/Detail?id=675655193.[103] Huaxiang Yin. Performance Enhancement for Charge Trapping Memory by Using Al2O3/HfO2/Al2O3 Tri-Layer High-k Dielectrics and High Work Function Metal Gate. ECS Journal of Solid State Science and Technology, 2018, 7 (6): N91-N95. 2018, [104] 曹志军, 张青竹, 吴次南, 闫江, 王桂磊, 李俊杰, 张兆浩, 殷华湘, 余金中, 李志华. 面向5 nm CMOS技术代堆叠纳米线释放工艺研究. 真空科学与技术学报[J]. 2018, 38(2): 121-126, http://lib.cqvip.com/Qikan/Article/Detail?id=674742416.[105] Luo Qing, Gong Tiancheng, Cheng Yan, Zhang Qingzhu, Yu Haoran, Yu Jie, Ma Haili, Xu Xiaoxin, Huang Kailiang, Zhu Xi, Dong Danian, Yin Jiahao, Yuan Peng, Tai Lu, Gao Jianfeng, Li Junfeng, Yin Huaxiang, Long Shibing, Liu Qi, Lv Hangbing, Liu Ming, IEEE. Hybrid 1T e-DRAM and e-NVM Realized in One 10 nm node Ferro FinFET device with Charge Trapping and Domain Switching Effects. 2018 IEEE INTERNATIONAL ELECTRON DEVICES MEETING (IEDM)null. 2018, [106] Zhang Qingzhu, Tu Hailing, Yin Huaxiang, Wei Feng, Zhao Hongbin, Zhang Zhaohao, Gao Jianfeng, Wei Qianhui, Zhang Xiao, Zhou Zhangyu, Fan Yanyan, Yan Jiang, Jiang YL, Tang TA, Ye F. First observation of Pt3Si phase at Ni(0.86)Ptod(4) and Si Silicide Reactions. 2018 14TH IEEE INTERNATIONAL CONFERENCE ON SOLID-STATE AND INTEGRATED CIRCUIT TECHNOLOGY (ICSICT)null. 2018, 518-520, http://apps.webofknowledge.com/CitedFullRecord.do?product=UA&colName=WOS&SID=5CCFccWmJJRAuMzNPjj&search_mode=CitedFullRecord&isickref=WOS:000458919700152.[107] Hou ZhaoZhao, Yin HuaXiang, Wu ZhenHua, Jiang YL, Tang TA, Ye F. Charge Trapping Memory with Al2O3/HfO2/Al2O3 Multilayer High-kappa Dielectric Stacks and High Work Function Metal Gate Featuring Improved Operation Efficiency. 2018 14TH IEEE INTERNATIONAL CONFERENCE ON SOLID-STATE AND INTEGRATED CIRCUIT TECHNOLOGY (ICSICT)null. 2018, 392-394, http://apps.webofknowledge.com/CitedFullRecord.do?product=UA&colName=WOS&SID=5CCFccWmJJRAuMzNPjj&search_mode=CitedFullRecord&isickref=WOS:000458919700118.[108] Zhou Longda, Tang Bo, Yang Hong, Xu Hao, Li Yongliang, Simoen Eddy, Yin Huaxiang, Zhu Huilong, Zhao Chao, Wang Wenwu, Chen Dapeng, Ye Tianchun, IEEE. Physical Mechanism Underlying the Time Exponent Shift in the Ultra-fast NBTI of High-k/Metal gated p-CMOSFETs. 2018 25TH IEEE INTERNATIONAL SYMPOSIUM ON THE PHYSICAL AND FAILURE ANALYSIS OF INTEGRATED CIRCUITS (IPFA)null. 2018, [109] Yao, Jiaxin, Yin, Huaxiang, Wu, Zhenhua, Gao, Jianfeng, Zhang, Qingzhu, Hou, Zhaozhao, Gu, Jie, Luo, Kun. Comparative Investigation of Flat-Band Voltage Modulation by Nitrogen Plasma Treatment for Advanced HKMG Technology. ECS JOURNAL OF SOLID STATE SCIENCE AND TECHNOLOGY[J]. 2018, 7(8): Q152-Q158, https://www.webofscience.com/wos/woscc/full-record/WOS:000441151500002.[110] Yang, Ling, Zhang, Qingzhu, Huang, Yunbo, Zheng, Zhongshan, Li, Bo, Li, Binhong, Zhang, Xingyao, Zhu, Huiping, Yin, Huaxiang, Guo, Qi, Luo, Jiajun, Han, Zhengsheng. Total Ionizing Dose Response and Annealing Behavior of Bulk nFinFETs With ON-State Bias Irradiation. IEEE TRANSACTIONS ON NUCLEAR SCIENCE[J]. 2018, 65(8): 1503-1510, https://www.webofscience.com/wos/woscc/full-record/WOS:000442363300007.[111] Zhang Qingzhu, Tu Hailing, Yin Huaxiang, Wei Feng, Zhao Hongbin, Xue Chunling, Wei Qianhui, Zhang Zhaohao, Zhang Xiao, Zhang Shaoming, Han Qin, Li Yudong, Zhao Robert Chunhua, Yan Jiang, Li Junfeng, Wang Wenwu, IEEE. Si Nanowire Biosensors Using a FinFET Fabrication Process for Real Time Monitoring Cellular Ion Actitivies. 2018 IEEE INTERNATIONAL ELECTRON DEVICES MEETING (IEDM)null. 2018, [112] Yang, Hong, Luo, Weichun, Zhou, Longda, Xu, Hao, Tang, Bo, Simoen, Eddy, Yin, Huaxiang, Zhu, Huilong, Zhao, Chao, Wang, Wenwu, Ye, Tianchun. Impact of ALD TiN Capping Layer on Interface Trap and Channel Hot Carrier Reliability of HKMG nMOSFETs. IEEE ELECTRON DEVICE LETTERS[J]. 2018, 39(8): 1129-1132, https://www.webofscience.com/wos/woscc/full-record/WOS:000440006100003.[113] Hou ZhaoZhao, Yin HuaXiang, Wu ZhenHua, Jiang YL, Tang TA, Ye F. Experimental Study of FinFET-based FOI-MAHAS Charge Trapping Memory with Improved Operation Characteristics. 2018 14TH IEEE INTERNATIONAL CONFERENCE ON SOLID-STATE AND INTEGRATED CIRCUIT TECHNOLOGY (ICSICT)null. 2018, 389-391, http://apps.webofknowledge.com/CitedFullRecord.do?product=UA&colName=WOS&SID=5CCFccWmJJRAuMzNPjj&search_mode=CitedFullRecord&isickref=WOS:000458919700117.[114] Zhang, Qingzhu, Yin, Huaxiang, Meng, Lingkuan, Yao, Jiaxin, Li, Junjie, Wang, Guilei, Li, Yudong, Wu, Zhenhua, Xiong, Wenjuan, Yang, Hong, Tu, Hailing, Li, Junfeng, Zhao, Chao, Wang, Wenwu, Ye, Tianchun. Novel GAA Si Nanowire p-MOSFETs With Excellent Short-Channel Effect Immunity via an Advanced Forming Process. IEEE ELECTRON DEVICE LETTERS[J]. 2018, 39(4): 464-467, https://www.webofscience.com/wos/woscc/full-record/WOS:000428689000001.[115] Zhang, Qingzhu, Tu, Hailing, Yin, Huaxiang, Wei, Feng, Li, Junjie, Meng, Lingkuan, Zhang, Zhaohao, Yan, Jiang, Zhao, Hongbin, Ma, Tongda, Zhou, Zhangyu, Fan, Yanyan, Du, Jun. Influence of the hard masks profiles on formation of nanometer Si scalloped fins arrays. MICROELECTRONIC ENGINEERING[J]. 2018, 198: 48-54, http://dx.doi.org/10.1016/j.mee.2018.07.001.[116] Hou, Zhaozhao, Yao, Jiaxin, Wu, Zhenhua, Yin, Huaxiang. Investigation for the Feasibility of High-Mobility Channel in 3D NAND Memory. ECS JOURNAL OF SOLID STATE SCIENCE AND TECHNOLOGY[J]. 2018, 7(5): Q75-Q79, [117] Hou, Zhaozhao, Wu, Zhenhua, Yin, Huaxiang. Performance Enhancement for Charge Trapping Memory by Using Al2O3/HfO2/Al2O3 Tri-Layer High-kappa Dielectrics and High Work Function Metal Gate. ECS JOURNAL OF SOLID STATE SCIENCE AND TECHNOLOGY[J]. 2018, 7(6): N91-N95, https://www.webofscience.com/wos/woscc/full-record/WOS:000440836000007.[118] 陶桂龙, 许高博, 殷华湘, 徐秋霞. 隧穿场效应晶体管的研究进展. 微纳电子技术[J]. 2018, 55(10): 707-718, http://lib.cqvip.com/Qikan/Article/Detail?id=676336906.[119] 叶甜春, 徐秋霞, 朱慧珑, 陈大鹏, 赵超, 闫江, 王文武, 霍宗亮, 李俊峰, 殷华湘, 李东三, 张建勇, 王敬. 22纳米集成电路核心工艺技术及应用. 中国科技成果[J]. 2017, 1-1, http://lib.cqvip.com/Qikan/Article/Detail?id=672868011.[120] Ma Xueli, Zhao Chao, Zhu Huilong, Yin Huaxiang, Wang Wenwu, Zhang Jianqi, Wang Xiaolei, Xiang Jinjuan, Yang Hong. Crystallization behaviors of ultrathin Al-doped HfO2 amorphous films grown by atomic layer deposition. CHIN. PHYS. B[J]. 2017, http://159.226.55.106/handle/172511/18092.[121] Hou, Zhaozhao, Zhang, Qingzhu, Yin, Huaxiang, Xiang, Jinjuan, Qin, Changliang, Yao, Jiaxin, Gu, Jie. Fabrication and Characterization of p-Channel Charge Trapping Type FOI-FinFET Memory with MAHAS Structure. ECS JOURNAL OF SOLID STATE SCIENCE AND TECHNOLOGY[J]. 2017, 6(10): Q136-Q142, https://www.webofscience.com/wos/woscc/full-record/WOS:000418367600006.[122] Wu, Zhenhua, Li, Jian, Li, Jun, Yin, Huaxiang, Liu, Yu. Tuning of few-electron states and optical absorption anisotropy in GaAs quantum rings. PHYSICAL CHEMISTRY CHEMICAL PHYSICS[J]. 2017, 19(44): 30048-30054, https://www.webofscience.com/wos/woscc/full-record/WOS:000415576800036.[123] Wang, Guilei, Luo, Jun, Liu, Jinbiao, Yang, Tao, Xu, Yefeng, Li, Junfeng, Yin, Huaxiang, Yan, Jiang, Zhu, Huilong, Zhao, Chao, Ye, Tianchun, Radamson, Henry H. pMOSFETs Featuring ALD W Filling Metal Using SiH4 and B2H6 Precursors in 22 nm Node CMOS Technology. NANOSCALE RESEARCH LETTERS[J]. 2017, 12(1): http://dx.doi.org/10.1186/s11671-017-2080-2.[124] Wu Zhenhua, Yin Huaxiang. Tuning of few-electron states and optical absorption anisotropy in GaAs quantum rings. PHYS. CHEM. CHEM. PHYS.[J]. 2017, http://159.226.55.106/handle/172511/18109.[125] Wang, Guilei, Luo, Jun, Qin, Changliang, Liang, Renrong, Xu, Yefeng, Liu, Jinbiao, Li, Junfeng, Yin, Huaxiang, Yan, Jiang, Zhu, Huilong, Xu, Jun, Zhao, Chao, Radamson, Henry H, Ye, Tianchun. Integration of Highly Strained SiGe in Source and Drain with HK and MG for 22 nm Bulk PMOS Transistors. NANOSCALE RESEARCH LETTERS[J]. 2017, 12(1): http://dx.doi.org/10.1186/s11671-017-1908-0.[126] Luo Jiajun, Li Binhong, Zhang Qingzhu, Zhu Huiping, Yin Huaxiang, Han Zhengsheng, Huang Yunbo, Yang Ling, Zheng Zhongshan, Li Bo. Anomalous Total Dose Response and Room-Temperature Annealing Behavior in Bulk nFinFETs. 2017, http://159.226.55.106/handle/172511/18253.[127] Yin Huaxiang, Luo Jun, Henry Homayoun Radamson, Wang Guilei, Zhao Chao, Zhu Huilong, Qin Zhangliang. Optimization of Selective Growth of SiGe for Source/Drain in 14nm and Beyond Nodes FinFETs. INTERNATIONAL JOURNAL OF HIGH SPEED ELECTRONICS AND SYSTEMS[J]. 2017, http://159.226.55.106/handle/172511/18100.[128] Hou, ZhaoZhao, Wang, GuiLei, Xiang, JinJuan, Yao, JiaXin, Wu, ZhenHua, Zhang, QingZhu, Yin, HuaXiang. Improved Operation Characteristics for Nonvolatile Charge-Trapping Memory Capacitors with High-kappa Dielectrics and SiGe Epitaxial Substrates. CHINESE PHYSICS LETTERS[J]. 2017, 34(9): https://www.webofscience.com/wos/woscc/full-record/WOS:000412913300023.[129] Zhao Chao, Zhong Huicai, Yin Huaxiang, Zhang Qingzhu, Luo Jun, Zhu Huilong. FinFETs on Insulator with Silicided Source/Drain. 2017, http://159.226.55.106/handle/172511/18278.[130] Xu, Miao, Zhu, Huilong, Zhang, Yanbo, Xu, Qiuxia, Zhang, Yongkui, Qin, Changliang, Zhang, Qingzhu, Yin, Huaxiang, Xu, Hao, Chen, Shuai, Luo, Jun, Li, Chunlong, Zhao, Chao, Ye, Tianchun. Two methods of tuning threshold voltage of bulk FinFETs with replacement high-k metal-gate stacks. SOLID-STATE ELECTRONICS[J]. 2017, 129: 52-60, http://dx.doi.org/10.1016/j.sse.2016.12.016.[131] Wu Zhenhua, Yao Jiaxin, Xiang Jinjuan, Yin Huaxiang, Zhang Qingzhu, Hou Chaozhao, Wang Guilei. Improved Operation Characteristics for Nonvolatile Charge-Trapping Memory Capacitors with High-Dielectrics and SiGe Epitaxial Substrates. CHINESE PHYSICS LETTERS[J]. 2017, 34(9): 097304-1, http://lib.cqvip.com/Qikan/Article/Detail?id=673439333.[132] Ma, XueLi, Yang, Hong, Xiang, JinJuan, Wang, XiaoLei, Wang, WenWu, Zhang, JianQi, Yin, HuaXiang, Zhu, HuiLong, Zhao, Chao. Crystallization behaviors of ultrathin Al-doped HfO2 amorphous films grown by atomic layer deposition. CHINESE PHYSICS B[J]. 2017, 26(2): https://www.webofscience.com/wos/woscc/full-record/WOS:000402250000001.[133] 姚佳欣, 侯朝昭, 殷华湘. 垂直纳米线晶体管的制备技术. 半导体技术[J]. 2017, 42(4): 283-292, [134] 侯朝昭, 王桂磊, 项金娟, 姚佳欣, 吴振华, 张青竹, 殷华湘. Improved Operation Characteristics for Nonvolatile Charge-Trapping Memory Capacitors with High-κ Dielectrics and SiGe Epitaxial Substrates. 中国物理快报(英文版)[J]. 2017, 34(9): 95-99, http://lib.cqvip.com/Qikan/Article/Detail?id=673439333.[135] Qin, Changliang, Yin, Huaxiang, Wang, Guilei, Hong, Peizhen, Ma, Xiaolong, Cui, Hushan, Lu, Yihong, Meng, Lingkuan, Yin, Haizhou, Zhong, Huicai, Yan, Jiang, Zhu, Huilong, Xu, Qiuxia, Li, Junfeng, Zhao, Chao, Radamson, Henry H. Study of sigma-shaped source/drain recesses for embedded-SiGe pMOSFETs. MICROELECTRONIC ENGINEERING[J]. 2017, 181: 22-28, http://dx.doi.org/10.1016/j.mee.2017.07.001.[136] 王桂磊, 罗军, 秦长亮, 崔虎山, 刘金彪, 贾昆鹏, 李俊杰, 杨涛, 李俊峰, 殷华湘, 赵超, 叶甜, Henry Homayoun Radamson, 闫江, 赵超, 叶甜春. Integration of Selective Epitaxial Growth of SiGe/Ge layers in 14nm Node FinFETs. ECS TRANSACTIONS[J]. 2016, http://159.226.55.106/handle/172511/16224.[137] Zhang Qingzhu, Yin Huaxiang, Luo Jun, Yang Hong, Meng Lingkuan, Li Yudong, Wu Zhenhua, Zhang Yanbo, Zhang Yongkui, Qin Zhangliang, Li Junjie, Gao Jianfeng, Wang Guilei, Xiong Wenjuan, Xiang Jinjuan, Zhou Zhangyu, Mao Shujuan, Xu Gaobo, Liu Jinbiao, Yang Tao. FOI FinFET with Ultra-low Parasitic Resistance Enabled by Fully Metallic Source and Drain Formation on Isolated Bulk-Fin. 2016 IEEE International Electron Devices Meeting: IEDM 2016, San Francisco, California, USA, 3-7 December 2016, pages 452-929, v.2null. 2016, 452-455, http://159.226.55.106/handle/172511/16336.[138] 王桂磊, 秦长亮, 殷华湘, 段宁远, 杨涛, 李俊峰, 闫江, 朱慧珑. Study of SiGe selective epitaxial process integration with high-k and metal gate for 16/14 nm nodes FinFET technology. MICROELECTRONICS ENGINEERING[J]. 2016, http://159.226.55.106/handle/172511/16195.[139] Li, ZhenJie, Jia, YunCong, Hu, LingFei, Liu, Peng, Yin, HuaXiang. Study of silicon pixel sensor for synchrotron radiation detection. CHINESE PHYSICS C[J]. 2016, 40(3): http://ir.ihep.ac.cn/handle/311005/247946.[140] Qin, Changliang, Wang, Guilei, Hong, Peizhen, Liu, Jinbiao, Yin, Huaxiang, Yin, Haizhou, Ma, Xiaolong, Cui, Hushan, Lu, Yihong, Meng, Lingkuan, Xiang, Jinjuan, Zhong, Huicai, Zhu, Huilong, Xu, Qiuxia, Li, Junfeng, Yan, Jian, Zhao, Chao, Radamson, Henry H. Process optimizations to recessed e-SiGe source/drain for performance enhancement in 22 nm all-last high-k/metal-gate pMOSFETs. SOLID-STATE ELECTRONICS[J]. 2016, 123: 38-43, http://dx.doi.org/10.1016/j.sse.2016.05.017.[141] Wang, Guilei, Qin, Changliang, Yin, Huaxiang, Luo, Jun, Duan, Ningyuan, Yang, Ping, Gao, Xingyu, Yang, Tao, Li, Junfeng, Yan, Jiang, Zhu, Huilong, Wang, Wenwu, Chen, Dapeng, Ye, Tianchun, Zhao, Chao, Radamson, Henry H. Study of SiGe selective epitaxial process integration with high-k and metal gate for 16/14 nm nodes FinFET technology. MICROELECTRONIC ENGINEERING[J]. 2016, 163: 49-54, http://dx.doi.org/10.1016/j.mee.2016.06.002.[142] Xiang, Jinjuan, Zhang, Yanbo, Li, Tingting, Wang, Xiaolei, Gao, Jianfeng, Yin, Huaxiang, Li, Junfeng, Wang, Wenwu, Ding, Yuqiang, Xu, Chongying, Zhao, Chao. Investigation of thermal atomic layer deposited TiAlX (X = N or C) film as metal gate. SOLID-STATE ELECTRONICS[J]. 2016, 122: 64-69, http://dx.doi.org/10.1016/j.sse.2016.04.006.[143] 赵治国, 张永奎, 朱慧珑, 张严波, 秦长亮, 张青竹, 张月, 赵超, 存储器研发中心. 小尺寸器件的金属栅平坦化新技术. 真空科学与技术学报[J]. 2016, 36(9): 1030-1033, http://159.226.55.106/handle/172511/16102.[144] Wang, Guilei, Abedin, Ahmad, Moeen, Mandi, Kolandouz, Mohammadreza, Luo, Jun, Guo, Yiluan, Chen, Tao, Yin, Huaxiang, Zhu, Huilong, Li, Junfeng, Zhao, Chao, Radamson, Henry H. Integration of highly-strained SiGe materials in 14 nm and beyond nodes FinFET technology. SOLID-STATE ELECTRONICS[J]. 2015, 103: 222-228, http://dx.doi.org/10.1016/j.sse.2014.07.008.[145] Xu, Weijia, Yin, Huaxiang, Ma, Xiaolong, Hong, Peizhen, Xu, Miao, Meng, Lingkuan. Novel 14-nm Scallop-Shaped FinFETs (S-FinFETs) on Bulk-Si Substrate. NANOSCALE RESEARCH LETTERS[J]. 2015, 10(1): http://www.irgrid.ac.cn/handle/1471x/1091060.[146] Ma, Xiaolong, Yin, Huaxiang, Hong, Peizhen, Xu, Weijia. Self-Aligned Fin-On-Oxide (FOO) FinFETs for Improved SCE Immunity and Multi-V-TH Operation on Si Substrate. ECS SOLID STATE LETTERS[J]. 2015, 4(4): Q13-Q16, http://www.irgrid.ac.cn/handle/1471x/1091061.[147] Zhang, Yanbo, Zhu, Huilong, Wu, Hao, Zhang, Yongkui, Zhao, Zhiguo, Zhong, Jian, Yang, Hong, Liang, Qingqing, Wang, Dahai, Li, Junfeng, Jia, Cheng, Liu, Jinbiao, Zhao, Yuyin, Li, Chunlong, Meng, Lingkuan, Hong, Peizhen, Li, Junjie, Xu, Qiang, Gao, Jianfeng, He, Xiaobin, Lu, Yihong, Zhang, Yue, Yang, Tao, Wang, Yao, Cui, Hushan, Zhao, Chao, Yin, Huaxiang, Zhong, Huicai, Yin, Haizhou, Yan, Jiang, Wang, Wenwu, Chen, Dapeng, Yu, Hongyu, Yang, Simon, Ye, Tianchun. Planar Bulk MOSFETs With Self-Aligned Pocket Well to Improve Short-Channel Effects and Enhance Device Performance. IEEE TRANSACTIONS ON ELECTRON DEVICES[J]. 2015, 62(5): 1411-1418, http://www.irgrid.ac.cn/handle/1471x/1091057.[148] Xu Miao, Yin Huaxiang, Zhu Huilong, Ma Xiaolong, Xu Weijia, Zhang Yongkui, Zhao Zhiguo, Luo Jun, Yang Hong, Li Chunlong, Meng Lingkuan, Hong Peizheng, Xiang Jinjuan, Gao Jianfeng, Xu Qiang, Xiong Wenjuan, Wang Dahai, Li Junfeng, Zhao Chao, Chen Dapeng, Yang Simon, Ye Tianchun. Device parameter optimization for sub-20 nm node HK/MG-last bulk FinFETs. JOURNAL OF SEMICONDUCTORS[J]. 2015, 36(4): 044007-1, http://www.irgrid.ac.cn/handle/1471x/1091059.[149] Xiang, Jinjuan, Li, Tingting, Zhang, Yanbo, Wang, Xiaolei, Gao, Jianfeng, Cui, Hushan, Yin, Huaxiang, Li, Junfeng, Wang, Wenwu, Ding, Yuqiang, Xu, Chongying, Zhao, Chao. Investigation of TiAlC by Atomic Layer Deposition as N Type Work Function Metal for FinFET. ECS JOURNAL OF SOLID STATE SCIENCE AND TECHNOLOGY[J]. 2015, 4(12): P441-P444, http://dx.doi.org/10.1149/2.0231512jss.[150] Xu, Miao, Zhu, Huilong, Zhao, Lichuan, Yin, Huaxiang, Zhong, Jian, Li, Junfeng, Zhao, Chao, Chen, Dapeng, Ye, Tianchun. Improved Short Channel Effect Control in Bulk FinFETs With Vertical Implantation to Form Self-Aligned Halo and Punch-Through Stop Pocket. IEEE ELECTRON DEVICE LETTERS[J]. 2015, 36(7): 648-650, http://www.irgrid.ac.cn/handle/1471x/1091058.[151] 明希, 殷华湘, 孟令款, 李俊杰, 贾云丛, 李贞杰, 袁烽, 江晓山, 刘鹏, 陈大鹏. 单型掺杂柱电极的3D硅像素探测器的器件与制造工艺研究. 半导体光电[J]. 2015, 36(2): 197-201, http://www.irgrid.ac.cn/handle/1471x/1091064.[152] Ma, Xiaolong, Yin, Huaxiang, Hong, Peizhen. Gate-All-Around Silicon Nanowire Transistors with channel-last process on bulk Si substrate. IEICE ELECTRONICS EXPRESS[J]. 2015, 12(7): http://10.10.10.126/handle/311049/15041.[153] 杨君, 殷华湘, 贾云丛, 李贞杰. 3D硅基探测器研究现状. 电子元件与材料[J]. 2015, 34(9): 1-6, http://www.irgrid.ac.cn/handle/1471x/1091063.[154] Ma Xueli, Yang Hong, Wang Wenwu, Yin Huaxiang, Zhu Huilong, Zhao Chao, Chen Dapeng, Ye Tianchun. The effects of process condition of top-TiN and TaN thickness on the effective work function of MOSCAP with high-k/metal gate stacks. JOURNAL OF SEMICONDUCTORS[J]. 2014, 35(10): 106002-1-106002-3, http://www.irgrid.ac.cn/handle/1471x/1091039.[155] Ma Xueli, Yang Hong, Wang Wenwu, Yin Huaxiang, Zhu Huilong, Zhao Chao, Chen Dapeng, Ye Tianchun. An effective work-function tuning method of nMOSCAP with high-k/metal gate by TiN/TaN double-layer stack thickness. JOURNAL OF SEMICONDUCTORS[J]. 2014, 35(9): 96001-1-96001-4, http://www.irgrid.ac.cn/handle/1471x/1091038.[156] Qin Changliang, Yin Haizhou, Yin Huaxiang, Wang Guilei, Hong Peizhen, Yang Tao, Lu Yihong, Xu Qiang, Zhao Zhiguo, Cui Hushan, Zhao Chao, Lin Q, Claeys C, Huang D, Wu H, Kuo Y, Huang R, Lai K, Zhang Y, Guo Z, Wang S, Liu R, Jiang T, Song P, Lam C, Xiong J, Chen K. Integration Issue of Tensile SiN Liner for Dual Stress Liner(DSL) in Gate-Last High-k/Metal Gate( HKMG) Process Flow. CHINA SEMICONDUCTOR TECHNOLOGY INTERNATIONAL CONFERENCE 2013 (CSTIC 2013)null. 2013, 52(1): 677-681, [157] Xu GaoBo, Xu QiuXia, Yin HuaXiang, Zhou HuaJie, Yang Tao, Niu JieBin, Yu JiaHan, Li JunFeng, Zhao Chao. A high performance HfSiON/TaN NMOSFET fabricated using a gate-last process. CHINESE PHYSICS B[J]. 2013, 22(11): https://www.webofscience.com/wos/woscc/full-record/WOS:000327485400078.[158] Fu Zuozhen, Yin Huaxiang, Ma Xiaolong, Chai Shumin, Gao Jianfeng, Chen Dapeng. Structure design and film process optimization for metal-gate stress in 20 nm nMOS devices. JOURNAL OF SEMICONDUCTORS[J]. 2013, 34(6): 066002-1, http://www.irgrid.ac.cn/handle/1471x/1091023.[159] Yin, Huaxiang, Meng, Lingkuan, Yang, Tao, Xu, Gaobo, Xu, Qiuxia, Zhao, Chao, Chen, Dapeng. CMP-Less Planarization Technology with SOG/LTO Etchback for Low-Cost High-k/Metal Gate-Last Integration. ECS JOURNAL OF SOLID STATE SCIENCE AND TECHNOLOGY[J]. 2013, 2(6): P268-P270, http://www.irgrid.ac.cn/handle/1471x/1091022.[160] 许高博, 徐秋霞, 殷华湘, 周华杰, 杨涛, 牛洁斌, 贺晓彬, 孟令款, 余嘉晗, 李俊峰, 闫江, 赵超, 陈大鹏. Characterization of HfSiAlON/MoAlN PMOSFETs Fabricated by Using a Novel Gate-Last Process. CHINESE PHYSICS LETTERS[J]. 2013, 30(8): 156-159, https://www.webofscience.com/wos/woscc/full-record/WOS:000323733900040.[161] 孟令款, 殷华湘, 徐秋霞, 陈大鹏, 叶甜春. 金属栅回刻平坦化技术. 真空科学与技术学报[J]. 2012, 32(9): 793-797, http://sciencechina.cn/gw.jsp?action=detail.jsp&internal_id=4644630&detailType=1.[162] Zhou Huajie, Song Yi, Xu Qiuxia, Li Yongliang, Yin Huaxiang. Fabrication of Bulk-Si FinFET using CMOS compatible process. MICROELECTRONIC ENGINEERING[J]. 2012, 94: 26-32, http://dx.doi.org/10.1016/j.mee.2012.01.004.[163] Meng Lingkuan, Yin Huaxiang, Chen Dapeng, Ye Tianchun. Metal gate etch-back planarization technology. 半导体学报[J]. 2012, 33(3): 036001-1, http://lib.cqvip.com/Qikan/Article/Detail?id=41141607.[164] Lee, MyoungJae, Kim, Sun I, Lee, Chang B, Yin, Huaxiang, Ahn, SeungEon, Kang, Bo S, Kim, Ki H, Park, Jae C, Kim, Chang J, Song, Ihun, Kim, Sang W, Stefanovich, Genrikh, Lee, Jung H, Chung, Seok J, Kim, Yeon H, Park, Youngsoo. Low-Temperature-Grown Transition Metal Oxide Based Storage Materials and Oxide Transistors for High-Density Non-volatile Memory. ADVANCED FUNCTIONAL MATERIALS[J]. 2009, 19(10): 1587-1593, [165] Yin, Huaxiang, Kim, Sunil, Lim, Hyuck, Min, Yosep, Kim, Chang Jung, Song, Ihun, Park, Jaechul, Kim, SangWook, Tikhonovsky, Alexander, Hyun, Jaewoong, Park, Youngsoo. Program/erase characteristics of amorphous gallium indium zinc oxide nonvolatile memory. IEEE TRANSACTIONS ON ELECTRON DEVICES[J]. 2008, 55(8): 2071-2077, https://www.webofscience.com/wos/woscc/full-record/WOS:000257950300041.[166] Song, Ihun, Kim, Sunil, Yin, Huaxiang, Kim, Chang Jung, Park, Jaechul, Kim, Sangwook, Choi, Hyuk Soon, Lee, Eunha, Park, Youngsoo. Short channel characteristics of Gallium-Indium-Zinc-Oxide thin film transistors for three-dimensional stacking memory. IEEE ELECTRON DEVICE LETTERS[J]. 2008, 29(6): 549-552, http://dx.doi.org/10.1109/LED.2008.920965.[167] Yin, Huaxiang, Xianyu, Wenxu, Tikhonovsky, Alexander, Park, Young Soo. Scalable 3-D fin-like poly-Si TFT and its nonvolatile memory application. IEEE TRANSACTIONS ON ELECTRON DEVICES[J]. 2008, 55(2): 578-584, https://www.webofscience.com/wos/woscc/full-record/WOS:000252688300017.[168] Lim, Hyuck, Yin, Huaxiang, Park, JinSeong, Song, Ihun, Kim, Changjung, Park, JaeChul, Kim, Sunil, Kim, SangWook, Lee, Chang Bum, Kim, Yong C, Park, Young Soo, Kang, Donghun. Double gate GaInZnO thin film transistors. APPLIED PHYSICS LETTERS[J]. 2008, 93(6): https://www.webofscience.com/wos/woscc/full-record/WOS:000258491000071.[169] Yin, Huaxiang, Kim, Sunil, Kim, Chang Jung, Song, Ihun, Park, Jaechul, Kim, Sangwook, Park, Youngsoo. Fully transparent nonvolatile memory employing amorphous oxides as charge trap and transistor's channel layer. APPLIED PHYSICS LETTERS[J]. 2008, 93(17): https://www.webofscience.com/wos/woscc/full-record/WOS:000260571800040.[170] 殷华湘, 徐秋霞. 体硅CMOS FinFET结构与特性研究. 电子学报[J]. 2005, 33(8): 1484-1486, http://lib.cqvip.com/Qikan/Article/Detail?id=20030452.[171] 殷华湘, 徐秋霞. 体硅衬底上的CMOS FinFET. 半导体学报[J]. 2003, 24(4): 351-356, http://lib.cqvip.com/Qikan/Article/Detail?id=7594861.[172] 殷华湘, 王云翔, 刘明, 徐秋霞. 电子束曝光UV3正性抗蚀剂的工艺研究. 微电子学[J]. 2003, 33(6): 485-489, http://lib.cqvip.com/Qikan/Article/Detail?id=8819362.[173] 殷华湘, 徐秋霞. 亚50nm自对准双栅MOSFET的结构设计. 半导体学报[J]. 2002, 23(12): 1267-1274, http://lib.cqvip.com/Qikan/Article/Detail?id=7128888.